## IN THE CLAIMS

1. (Currently Amended) A power amplifier circuit comprising:

a first amplifier configured to receive an input signal, and in response, provide a first output signal;

a first delay circuit configured to introduce a first delay to the input signal, thereby creating a delayed input signal, wherein the delayed input signal is delayed relative to the input signal received by the first amplifier;

a second amplifier configured to receive the delayed input signal, and in response, provide a first delayed output signal;

an impedance inverter circuit configured to provide impedance inversion and introduce a second delay to the first output signal, thereby creating a second delayed output signal;

means for combining the first and second delayed output signals, thereby creating an amplified output signal; and

a bias control circuit configured to provide a first bias voltage that enables the first amplifier and causes the first amplifier to operate in a linear mode, and a second bias voltage that enables the second amplifier and causes the second amplifier to operate in a linear mode.

2. (Original) The power amplifier of Claim 1, wherein the bias control circuit comprises:

means for activating the first bias voltage and deactivating the second bias voltage when a control signal identifies a low power mode; and

App. No. 10/666,552 Docket No. TRQ-12893 -2- Examiner: M. Shingleton
Art Unit: 2817

means for activating both the first and second bias voltages when the control signal identifies a high power mode.

- 3. (Previously Presented) The power amplifier of Claim 1, wherein the means for combining comprise an output terminal configured to receive the first and second delayed output signals, wherein an output signal is provided on the output terminal.
- 4. (Original) The power amplifier of Claim 1, further comprising an impedance matching circuit, wherein the input signal is provided to the first amplifier and the delayed input signal is provided to the second amplifier through the impedance matching circuit.
- 5. (Original) The power amplifier of Claim 4, further comprising an input amplifier stage, wherein the input signal is provided to the first amplifier and the delayed input signal is provided to the second amplifier through the input amplifier stage.
- 6. (Original) The power amplifier of Claim 1, wherein the first delay circuit comprises an impedance inverter circuit.
- 7. (Original) The power amplifier of Claim 6, wherein the first amplifier exhibits a first impedance optimum load, and the second amplifier exhibits a second impedance optimum load, and the impedance inverter circuit exhibits a characteristic impedance equal to the first impedance.

-3- Examiner: M. Shingleton
Art Unit: 2817

8. (Original) The power amplifier of Claim 1, wherein the first delay is equal to the second delay.

9. (Original) The power amplifier of Claim 1, wherein the first amplifier

comprises a first set of transistors, and the second amplifier comprises a second set of

transistors.

10. (Original) The power amplifier of Claim 9, wherein the first set of

transistors are coupled to receive the first bias voltage, and the second set of transistors

are coupled to receive the second bias voltage.

11. (Original) The power amplifier of Claim 9, wherein a first subset of the

first set of transistors are coupled to receive the first bias voltage, a second subset of the

first set of transistors are coupled to receive the second bias voltage, and the second set of

transistors are coupled to receive the second bias voltage.

12. (Previously Presented) The power amplifier of Claim 1, further

comprising:

a third amplifier configured to receive an input signal, and in response, provide a

second output signal; and

a third delay circuit configured to introduce the second delay to the second output

signal, thereby creating a third delayed output signal;

wherein the means for combining combines the first, second and third delayed

output signals, thereby creating the amplified output signal, and the bias control circuit is

App. No. 10/666,552 Docket No. TRO-12893 Examiner: M. Shingleton

-4-

configured to provide a third bias voltage that causes the third amplifier to operate in a linear mode when the third amplifier is enabled.

13. (Currently Amended) A method of amplifying an input signal, comprising:

providing the input signal to a first amplifier;

applying a first bias voltage to the first amplifier to enable the first amplifier and cause the first amplifier to operate in a linear mode, such that the first amplifier provides a first output signal in response to the input signal;

introducing a first delay to the input signal, thereby creating a delayed input signal, wherein the delayed input signal is delayed relative to the input signal received by the first amplifier;

providing the delayed input signal to a second amplifier;

applying a second bias voltage to the second amplifier to enable the second amplifier and cause the second amplifier to operate in a linear mode, wherein the second amplifier provides a first delayed output signal in response to the delayed input signal;

introducing a second delay to the first output signal, thereby creating a second delayed output signal; and

combining the first and second delayed output signals, thereby creating an amplified output signal.

14. (Original) The method of Claim 13, further comprising selecting the first delay to be equal to the second delay, such that the first and second delayed output signals are substantially in phase.

Examiner: M. Shingleton Art Unit: 2817

- 15. (Original) The method of Claim 13, further comprising disabling the second amplifier in a low power mode.
- 16. (Original) The method of Claim 13, further comprising introducing the second delay with an impedance inverter circuit.
- 17. (Original) The method of Claim 16, further comprising selecting a characteristic impedance of the impedance inverter circuit to be equal to an optimum load impedance of the first amplifier.
- 18. (Original) The method of Claim 13, further comprising: providing the input signal to the first amplifier through an impedance matching circuit; and

providing the delayed input signal to the second amplifier through the impedance matching circuit.

19. (Original) The method of Claim 18, further comprising: providing the input signal to the first amplifier through an input amplifier stage; and

providing the delayed input signal to the second amplifier through the input amplifier stage.

20. (Previously Presented) The method of Claim 13, wherein applying the first and second bias voltages to enable the first and second amplifiers comprises:

App. No. 10/666,552 Docket No. TRQ-12893 applying the first bias voltage to a first set of transistors in the first amplifier; and applying the second bias voltage to a second set of transistors in the second amplifier.

- 21. (Previously Presented) The method of Claim 20 further comprising applying the second bias voltage to a third set of transistors in the first amplifier to enable the first amplifier.
  - 22. (Previously Presented) The method of Claim 13, further comprising: providing the input signal to a third amplifier;

enabling the third amplifier to operate in a linear mode, such that the third amplifier provides a third output signal in response to the input signal;

introducing a third delay to the third output signal, thereby creating a third delayed output signal; and

combining the first, second and third delayed output signals, thereby creating an amplified output signal.

-7- Examiner: M. Shingleton
Art Unit: 2817